

# Ultralow Voltage Operation of p- and n-FETs Enabled by Self-Formed Gate Dielectric and Metal Contacts on 2D Tellurium

Chang Niu, Linjia Long, Yizhi Zhang, Zehao Lin, Pukun Tan, Jian-Yu Lin, Wenzhuo Wu, Haiyan Wang, and Peide D. Ye\*

The ongoing demand for more energy-efficient, high-performance electronics is driving the exploration of innovative materials and device architectures, where interfaces play a crucial role due to the continuous downscaling of device dimensions. Tellurium (Te), in its 2D form, offers significant potential due to its high carrier mobility and ambipolar characteristics, with the carrier type easily tunable via surface modulation. In this study, atomically controlled material transformations in 2D Te are leveraged to create intimate junctions, enabling near-ideal field-effect transistors (FETs) for both n-type and p-type operation. A  $\text{NiTe}_x$ -Te contact provides highly transparent interfaces, resulting in low contact resistance, while the  $\text{TiO}_x$ -Te gate dielectric forms an ultraclean interface with a capacitance equivalent to 0.88 nm equivalent oxide thickness (EOT), where the quantum capacitance of Te is observed. Subthreshold slopes (SS) approach the Boltzmann limit, with a record-low SS of  $3.5 \text{ mV dec}^{-1}$  achieved at 10 K. Furthermore, 2D Te-based complementary metal-oxide-semiconductor (CMOS) inverters are demonstrated operating at an ultralow voltage of 0.08 V with a voltage gain of 7.1 V/V. This work presents a promising approach to forming intimate dielectric/semiconductor and metal/semiconductor junctions for next-generation low-power electronic devices.

Modern computational technology is experiencing a significant surge in power consumption driven by the increasing density and speed of electronic devices. As integrated circuits continue to evolve, the demand for higher performance pushes the limits of device scaling, leading to greater power dissipation and thermal challenges.<sup>[1]</sup> Among various approaches to enhance energy efficiency, scaling down the supply voltage  $V_{\text{DD}}$  has emerged as the most effective strategy, given that dynamic power consumption is proportional to the square of the supply voltage. This means even modest reductions in  $V_{\text{DD}}$  can lead to substantial power savings, making voltage scaling a key focus in the design of low-power electronics. However, reducing  $V_{\text{DD}}$  presents significant challenges, especially as complementary metal-oxide-semiconductor (CMOS) field-effect transistors (FETs) continue to downscale to atomic level. At these scales, the quality of interfaces

between metal/semiconductor<sup>[2–11]</sup> and dielectric/semiconductor,<sup>[12–17]</sup> becomes critical in determining device performance.

In this paper, we present a simple and effective approach to achieving atomically sharp and ultraclean interfaces in 2D Te by precisely controlling chemical reactions and material transformations at the atomic scale. We demonstrate near-ideal n-type and p-type MOSFETs using 2D Te, featuring ultralow operation voltage CMOS inverters down to 0.08 V, negligible hysteresis, a gate capacitance equivalent to 0.88 nm equivalent oxide thickness (EOT), and a subthreshold slope approaching the Boltzmann limit in a wide temperature range. This study highlights the potential of 2D Te for next-generation low-power and cryogenic electronic applications, offering a pathway for reducing power consumption and enhancing device performance through advanced interface engineering.

## 1. 2D Te FETs with Self-Formed Metal Contacts and Gate Dielectrics

A 40 nm layer of Ti and Ni was directly deposited on top of 2D Te surface using electron-beam evaporation to form the top-gate

C. Niu, L. Long, Z. Lin, P. Tan, J.-Y. Lin, P. D. Ye  
 Elmore Family School of Electrical and Computer Engineering  
 Purdue University  
 West Lafayette, IN 47907, USA  
 E-mail: [yep@purdue.edu](mailto:yep@purdue.edu)

C. Niu, L. Long, Z. Lin, P. Tan, J.-Y. Lin, P. D. Ye  
 Birck Nanotechnology Center  
 Purdue University  
 West Lafayette, IN 47907, USA


Y. Zhang, H. Wang  
 School of Materials Science and Engineering  
 Purdue University  
 West Lafayette, IN 47907, USA

W. Wu  
 School of Industrial Engineering  
 Purdue University  
 West Lafayette, IN 47907, USA

 The ORCID identification number(s) for the author(s) of this article can be found under <https://doi.org/10.1002/adma.202418142>

© 2025 The Author(s). Advanced Materials published by Wiley-VCH GmbH. This is an open access article under the terms of the [Creative Commons Attribution](#) License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited.


DOI: 10.1002/adma.202418142



**Figure 1.** Atomically Sharp Self-Formed Metal Contacts and Gate Dielectrics in 2D Te. a) Schematic of a self-assembled 2D Te FET with directly deposited Ni as the contact and Ti as the gate. b) SEM image of a self-assembled 2D Te FET. The scale bar represents 2 μm. c) Cross-sectional HAADF-STEM image of the 2D Te FET. The scale bar represents 100 nm. d,e) EDS elemental mapping and line profiles at the Ni-Te (d) and Ti-Te (e) interfaces, indicating the formation of NiTe<sub>x</sub> metal contacts and TiO<sub>x</sub> gate dielectrics. The scale bar represents 100 nm. f,g) STEM images showing crystallized NiTe<sub>x</sub> at the Ti gate region (f) and the Ni contact region (g). The scale bar represents 2 nm. h) Schematic of the crystal structure of 2D Te. i) Electrical properties of different metal-to-Te electrodes. Ti and Al exhibit insulating behavior, making them suitable for gate electrodes.

structure, as illustrated in Figure 1a. A 90 nm SiO<sub>2</sub>/Si substrate was used as the back gate. 2D Te FETs with various gate lengths were fabricated, as shown in the scanning electron microscopy (SEM) image in Figure 2b. To characterize the material composition and device structure, high-angle annular dark-field scanning transmission electron microscopy (HAADF-STEM) was performed. Figure 1c shows the cross-sectional HAADF-STEM image of a 2D Te FET device with Ni and Ti contacts, where a distinct contrast is observed beneath the Ni electrode, suggesting material chemical reaction and transformation occurred in 2D Te. To further investigate the difference between the Ni-Te and Ti-Te interfaces, energy dispersive x-ray spectroscopy (EDS) elemental mappings were conducted, as shown in Figure 1d,e. The line profiles across the interfaces reveal elemental distributions at the nanometer scale, clearly identifying the interfaces. The EDS mapping was possible by averaging over approximately 100 nm in length, thanks to the atomically sharp interface of the hydrother-

mally grown 2D Te. The Ni-Te interface shows a significant Ni signal within the Te region, indicating the formation of a Ni-Te compound. In contrast, the Ti signal decreases rapidly to zero within the Te region, suggesting minimal diffusion of Ti atoms. An oxygen peak is observed at the Ti interface, where the Te signal is absent, which is ascribed to the formation of a TiO<sub>x</sub> layer. Te has a thin layer of self-formed and self-limited TeO<sub>x</sub> native oxide at the surface,<sup>[18]</sup> which contributes to surface accumulation and results in the intrinsic p-type doping of 2D Te. The thickness of this TiO<sub>x</sub> layer is estimated to be approximately 6 nm, based on the half-width of the peak. The formation of TiO<sub>x</sub> can be attributed to the reduction of a thin layer of native TeO<sub>x</sub> during the direct deposition of Ti. According to the Ellingham diagram,<sup>[19,20]</sup> which describes the Gibbs free energy (ΔG) of metal oxide formation, Ti is more reactive than Te at room temperature and has a stronger tendency to form oxides. No NiO<sub>x</sub> layer is observed at Ni-Te interface. This thermodynamic preference results in the



**Figure 2.** Highly Efficient Modulation of Carriers (Low CET) and Effects of Quantum Capacitance. a,b) Color maps of the drain current ( $I_d$ ) as a function of back gate (90 nm  $\text{SiO}_2$ ) voltage and top gate (self-assembled  $\text{TiO}_x$ ) voltage, showing highly efficient modulation for both n-FET (a) and p-FET (b) in the same device. c,d) Color maps of the top gate capacitance ( $C$ ) as a function of back gate and top gate bias. e) Schematic of Te band structure around the Fermi level. The differing effective masses at the conduction and valence bands result in distinct DOS and quantum capacitance ( $C_q$ ). f) Capacitance versus top gate voltage for n-type and p-type Te in the same device, with CET values of 1.06 nm (p-type) and 1.14 nm (n-type). The difference in capacitance is attributed to the effect of quantum capacitance. The EOT of the top gate is extracted to be 0.88 nm.

formation of an insulating  $\text{TiO}_x$  layer that serves as a dielectric when Ti is deposited onto Te. Meanwhile, the process eliminates the native  $\text{TeO}_x$  which usually provides the significant interface traps.

Figure 1f,g shows HAADF-STEM images of 2D Te under Ti gate and Ni contact regions, respectively. Te possesses a unique chiral crystal structure, where three covalently bonded Te atoms in each unit cell form atomic chains along the c-direction. These atomic chains are arranged into a hexagonal lattice through van der Waals interactions. The single-crystalline Te structure with lattice constants of  $a = 4.5 \text{ \AA}$  and  $c = 6 \text{ \AA}$ , and a single atomic Te chain is highlighted in Figure 1f. The crystal orientation corresponds to the (1000) facet (y-z plane), as illustrated in Figure 1h. In contrast, 2D Te under the Ni contact undergoes a significant material transformation, displaying a completely different crystal structure from Te. A layered  $\text{NiTe}_x$  structure with an interlayer spacing of  $7 \text{ \AA}$  is observed, with the lattice constant of  $\text{NiTe}_x$  varying depending on the material composition. The formation of  $\text{NiTe}_x$  can be controlled by adjusting the annealing temperature and time after Ni deposition. Figure 1i shows the electrical properties of different metal electrodes on 2D Te. Similar to Ti, the Te-Al interface is also insulating due to the formation of  $\text{Al}_2\text{O}_3$ , making Ti and Al suitable for gate materials. The metallic nature of  $\text{NiTe}_x$  makes it an excellent intimate contact<sup>[21]</sup> for semiconducting 2D Te, similar to contact doping in 2D materials<sup>[22,23]</sup> and silicides in Si-based technologies.<sup>[24]</sup> Figure S1 (Supporting

Information) presents the HAADF-STEM image at the channel-to-contact region, revealing a sub-1 nm atomically sharp  $\text{NiTe}_x$ -Te interface. The contact length ( $L_c$ ) corresponds to the thickness of the 2D Te layer. The specific contact resistivity ( $\rho_c$ ) of p-type 2D Te FET is extracted to be  $8.3 \times 10^{-8} \Omega \text{ cm}^2$ , which is very low among p-type FETs,<sup>[25,26]</sup> indicating that a clean and transparent semiconductor-to-metal interface is formed.

## 2. Device Performance of 2D Te FETs and Effects of Quantum Capacitance

Equivalent-oxide-thickness (EOT) is one of the important parameters of the dielectric layer in MOSFETs. Scaling EOT down to sub-one-nanometer region<sup>[13,27–30]</sup> with a low leakage current is critical to have a good electrostatic control of the semiconducting channel and a lower operating voltage. Here using the self-formed  $\text{TiO}_x$  as dielectric layer, we achieved an ultralow EOT of 0.88 nm and observed the quantum capacitance effect in 2D Te.

Figure 2a,b shows the color maps of drain current ( $I_d$ ) as a function of top-gate (self-formed  $\text{TiO}_x$ ) and back-gate (90 nm  $\text{SiO}_2$ ) voltages for a 2D Te FET in n-type and p-type regions, respectively, at a temperature of 10 K. The 2D Te thickness is around 6 nm. Due to its narrow bandgap of 0.35 eV,<sup>[31]</sup> the carrier type in 2D Te can be effectively tuned via electrical gating. The transfer curves are presented in Figure S2a (Supporting Information). Comparing the drain current responses, the top-gate



is  $\approx 100$  times more efficient than the back-gate in transconductance; specifically, a gate voltage change of 0.1 V at the top-gate yields the same current level as 10 V change at the back-gate. Notably, there is a difference in efficiency between the p-type and n-type regions. It is important to note that the top-gate and back-gate are not identical in terms of interface conditions. The back-gate interacts through van der Waals forces, while the top-gate involves a deposition process. Additionally, the contact region is influenced by the back gate, with a connecting region between the contact and the top-gate. Another representative device exhibiting similar behavior and top-gate tunability is shown in Figure S2 (Supporting Information).

Using the same device structure, the capacitance of top gate was measured as a function of top-gate and back-gate voltages, with the Ni electrode grounded, for both n-type and p-type 2D Te FET, as shown in Figure 2c,d, respectively. The capacitance maps exhibit similar behavior to the drain current maps, displaying distinct depletion and accumulation regions. The capacitance-equivalent-thickness (CET) reflects the tunability of the dielectrics integrated with the semiconductor. Typically, CET is higher than EOT due to the quantum capacitance ( $C_q$ ) effect.<sup>[32]</sup> In conventional Si-based MOSFETs, the quantum capacitance is relatively large, making the total gate capacitance close to the oxide capacitance ( $C_{ox}$ ). However, quantum capacitance effects become significant when materials exhibit unique DOS versus energy dispersion, as seen in graphene and carbon nanotubes,<sup>[33,34]</sup> and when the oxide capacitance is sufficiently large. In 2D Te, the narrow bandgap enables access to the transport properties of both the conduction and valence bands within the same device. Since the gate stack and total capacitance remain unchanged, while the quantum capacitance differs, the effects of quantum capacitance become distinguishable. This distinction is further enhanced by the high mobility or low effective mass of carriers on both sides. Figure 2e illustrates the band structure of 2D Te near the Fermi level. The conduction band minimum and valence band maximum are located around the H (H') point with twofold valley degeneracy. Due to the three-fold screw symmetry and the strong spin-orbit coupling, the spin degeneracy of the conduction band splits and crosses at the H (H') point, forming a Weyl node.<sup>[35]</sup> The valence band also exhibits spin non-degeneracy with a camel-back structure. The quantum capacitance is directly proportional to the DOS and, under a parabolic approximation, can be expressed as:

$$C_q = \rho e^2 = \frac{g_{s,v} m^* e^2}{2\pi \hbar^2} \quad (1)$$


where  $\rho$  is the density of states,  $g_s$  and  $g_v$  is the spin and valley degeneracies, respectively, and  $m^*$  is the effective mass. For valence band,  $g_{sp} = 1$ ,  $g_{vp} = 2$ , and  $m_p^* = 0.26m_0$ ,<sup>[36]</sup> resulting in  $C_{qp} = 17.52 \mu\text{F}/\text{cm}^2$ . For conduction band,  $g_{sn} = 2$ ,  $g_{vn} = 2$ , and  $m_n^* = 0.10m_0$ ,<sup>[35,37]</sup> resulting in  $C_{qn} = 13.48 \mu\text{F}/\text{cm}^2$ . It is noteworthy that at lower carrier densities, due to the spin-orbit coupling, the band deviates from a parabolic shape near the band edge,<sup>[38]</sup> making the parabolic approximation valid only at high carrier densities. We observed an increase in capacitance with applied voltage when the device had relatively low carrier densities and used the final saturated capacitance to calculate the quantum capacitance. The CET for p-type and n-type regions at high densi-

ties is extracted to be 1.06 and 1.14 nm, respectively in the same device, as shown in Figure 2f. Considering the quantum capacitance effect, the EOT of the same gate is calculated to be 0.88 nm for both p-type and n-type regions, providing strong evidence for the presence of quantum capacitance effects. The observed increase in capacitance at higher carrier densities further supports the spin-orbit interaction-induced quantum capacitance effect.

The self-formed Ti gate can also function as a back-gate where the  $\text{TiO}_x$  is formed during the sample fabrication, mitigating limitations associated with the resistance of the contact and the contact-to-gate connecting region. The threshold voltage ( $V_t$ ) is controlled by growing a thin layer of  $\text{Al}_2\text{O}_3$  (1 to 3 nm) on the Te surface,<sup>[39]</sup> effectively removing the intrinsic doping effects from the native tellurium oxide layer. Utilizing highly transparent metal contacts and efficient gate dielectrics, the electrical performance of the self-formed 2D Te n-FET and p-FET devices, each with a channel length of 1  $\mu\text{m}$  at 33 K, is presented in Figure 3a,b and Figure 3c,d, respectively. Both n- and p-type devices exhibit an on/off current ratio of  $10^6$  at  $V_{ds} = 0.05$  V, demonstrating excellent switching behavior. An on-current of  $11 \mu\text{A } \mu\text{m}^{-1}$  is achieved with well-defined saturation behavior at  $V_{ds} = 0.5$  V and  $V_{gs} = 0.5$  V, demonstrating the potential for low-voltage  $V_{DD}$  of 0.5 V operation. Moreover, the devices exhibit ultralow hysteresis of 4 and 2 mV at the  $10^{-5} \mu\text{A } \mu\text{m}^{-1}$  current level in n-FET and p-FET configurations, respectively. This low hysteresis reflects the presence of a clean dielectric-to-semiconductor interface, resulting a low density of interfacial traps and enhanced device stability. The room temperature device behavior is shown in Figure S3 (Supporting Information), the on/off ratio is limited by the narrow bandgap. Further reducing the thickness and introducing Se doping can improve the on/off ratio. The Al gate has a better leakage current than the Ti gate due to the bandgap difference, further engineering can be done by co-evaporating Al and Ti to improve the leakage current.

### 3. Ultralow Voltage Operation of 2D Te CMOS Inverters Enabled by the Ultraclean Interfaces

The ultraclean dielectric-to-semiconductor interface enables improved control of switching in the subthreshold region. Figure 4a presents the transfer curves of a 1  $\mu\text{m}$  channel length device at  $V_{ds} = 0.01$  and 0.05 V at 10 K. The transistors exhibit a steeper slope in the subthreshold region, with the device undergoing a 6-order-of-magnitude change in resistance within a 0.2 V gate voltage window. The subthreshold slope (SS) is calculated using the relation  $SS = \partial \log(I_d) / \partial V_{gs}$  at different current levels, as shown in Figure 4b. An ultralow SS of 3.5 mV dec<sup>-1</sup> is achieved. Figure 4c,d displays the temperature dependence of the transfer characteristics for the 2D Te n-FET and p-FET, respectively, from 10 to 295 K. The extracted SS values are summarized in Figure 4e. The subthreshold slope can be expressed as:  $SS = \ln(10) \frac{nkT}{q}$ ,  $n = 1 + \frac{C_d + C_{it}}{C_{ox}}$ , where  $k$  is the Boltzmann constant,  $q$  is the elementary charge,  $T$  is temperature,  $C_d$  is depletion layer capacitance,  $C_{it}$  is interfacial trap capacitance,  $C_{ox}$  is oxide capacitance.<sup>[14]</sup> In 2D Te, the SS is close to the Boltzmann limit ( $n = 1$ ) and scales linearly with temperature in both n-type and p-type transistors under 200 K, indicating low interfacial trap states and high gate oxide capacitance. At higher temperatures (above



**Figure 3.** Low Voltage Operation of 2D Te n- and p-FETs Using Ti as Back Gate. a) Transfer characteristic of a 2D Te n-FET with a 1  $\mu\text{m}$  channel length at 33 K. The n-type doping is achieved by depositing 3 nm  $\text{Al}_2\text{O}_3$  via ALD on the 2D Te surface. b) Output characteristic of the same n-FET device shown in (a), demonstrating good saturation behavior. c) Transfer characteristic of a 2D Te p-FET with a 1  $\mu\text{m}$  channel length at 33 K. d) Output characteristic of the same p-FET device shown in (c).


200 K), the SS deviates from the Boltzmann limit due to the thermal activation of electrons and holes in p- and n-FETs, owing to the narrow bandgap of Te. Notably, the SS in 2D Te does not saturate as temperature decreases, unlike Si-based FETs, which exhibit saturation at cryogenic temperatures (4.5 mV  $\text{dec}^{-1}$  at 4 K).<sup>[40]</sup> In Si, band-tail states limit the further reduction of SS at low temperatures; however, Te offers the potential for continued SS scaling under such conditions. This makes 2D Te MOSFETs a promising candidate for cryogenic-temperature computing.

2D Te FETs can be modeled as two back-to-back Schottky diodes in the thermionic emission regime. The barrier height  $\Phi_B$  is extracted from temperature-dependent measurements using:  $I_d \approx A^* T^{1.5} \exp\left(-\frac{q\Phi_B}{kT}\right)$ , with  $q\Phi_B = q\Phi_{B0} - \frac{V_{gs} - V_{FB}}{n}$  for  $V_{gs} < V_{FB}$ , where  $A^*$  is the Richardson constant,  $V_{FB}$  is flat band voltage.<sup>[7]</sup> The gate-dependent barrier height, shown in Figure 4f, is calculated from the slope of the Arrhenius plots (Figure S4, Supporting Information). The  $n$  factor is extracted to be 1.05 for n-FET and 0.93 p-FET based on barrier heights at  $V_{gs} < V_{FB}$ , providing further evidence of the ultraclean semiconductor-to-dielectric interface. The Schottky barrier height is extracted to be 38.7 and 21.7 mV for n-type and p-type transistors, respectively, at the flat band condition. In contrast to most of the 2D materials<sup>[41]</sup> or Ge-based devices,<sup>[42]</sup> where contacts suffer from large Schottky barriers due to the Fermi level pinning effect at the semiconductor-to-metal interface, the  $\text{NiTe}_x$ -Te interface offers near transparent contacts for both electrons and holes.

The near-ideal n-FETs and p-FETs based on 2D Te pave an alternative path for scaling down  $V_{DD}$  of CMOS technology, thereby reducing power consumption. Figure 5a shows the voltage transfer characteristics of a 2D Te CMOS inverter at 10 K for different  $V_{DD}$  values. A common input and output electrode structure is employed with the threshold voltage controlled by ALD capping of  $\text{Al}_2\text{O}_3$ . The device demonstrates ultralow operating voltage with  $V_{DD} = 0.08 \text{ V}$ , exhibiting full-output-swing behavior. The inverter gain ( $\partial V_{out}/\partial V_{in}$ ) is presented in Figure 5b, where a high gain of 7.1 V/V is achieved at  $V_{DD} = 0.08 \text{ V}$ . Butterfly curves (Figure S5, Supporting Information) with two storage states represent the performance of two cross-coupled inverters, which serve as the fundamental building blocks for static-random-access memory (SRAM). The noise margin dependence on  $V_{DD}$  is extracted using the largest possible square method and is plotted in Figure 5b. A significant noise margin of 75% is achieved, highlighting the potential for stable and reliable low-voltage operation in 2D Te-based CMOS technology.

## 4. Conclusion

The formation of intimate interfaces through self-formed materials via direct metal deposition on 2D Te provides a novel approach to achieving near-ideal n-type and p-type MOSFETs. This strategy enables ultralow operating voltages of 0.08 V and a voltage gain of 7.1 V/V in 2D Te CMOS inverters, facilitated by the transparent metal/semiconductor  $\text{NiTe}_x$ -Te contacts and



**Figure 4.** Near-Ideal Subthreshold Slope (SS) in 2D Te n- and p-FETs Enabled by Ultraclean Self-Formed Semiconductor-to-Dielectric Interface. a) Transfer characteristic of a 2D Te n-FET at 10 K under different  $V_{ds}$ . b) Subthreshold slope (SS) as a function of the drain current, demonstrating an ultralow SS of 3.5 mV dec<sup>-1</sup>, indicative of the ultraclean interface. c,d) Temperature dependence of transfer characterizations for n-FET (c) and p-FET (d). e) SS of 2D Te n- and p-FET as a function of temperature. The SS closely follows the Boltzmann limit below 200 K, with deviations at higher temperatures attributed to the thermal activation of electrons in p-FETs and holes in n-FETs. f) Barrier height as a function of gate voltage extracted from (c) and (d), demonstrating near-ideal gate tunability in both p-FET and n-FET.

ultraclean dielectric/semiconductor  $\text{TiO}_x$ -Te interfaces. The  $\text{TiO}_x$ -Te interfaces exhibit low interfacial trap states and an ultrahigh gate capacitance with an equivalent oxide thickness (EOT) of 0.88 nm. Our findings present a scalable pathway for significantly reducing power consumption in future CMOS technologies by precisely engineering metal-semiconductor and dielectric-semiconductor interfaces.


## 5. Experimental Section

**Hydrothermal Growth of 2D Te flakes:** One gram of polyvinylpyrrolidone (PVP) (Sigma-Aldrich) and 0.18 g of  $\text{Na}_2\text{TeO}_3$  (Sigma-Aldrich) were dissolved in 64 mL double-distilled water. 6.66 mL of aqueous ammonia solution (25–28%, w/w%) and 3.34 mL of hydrazine hydrate (80%, w/w%)

were added to the solution under magnetic stirring to form a homogeneous solution. The mixture was sealed in a 100 mL Teflon-lined stainless-steel autoclave and heated at 180 °C for 20 h before naturally cooling down to room temperature.

**Device Fabrication:** Te flakes were transferred onto 90 nm  $\text{SiO}_2/\text{Si}$  substrate or prepatterned 40 nm Ti substrate using Langmuir-Blodgett method. The 2D Te FETs were patterned using electron beam lithography and metal contacts (Ni) and gate dielectric (Ti and Al) were deposited by electron beam evaporation. Optional 3 nm atomic layer deposition (ALD) grown  $\text{Al}_2\text{O}_3$  was used to tune the threshold voltage of the 2D Te FETs at 120 °C using  $(\text{CH}_3)_3\text{Al}$  (TMA) and  $\text{H}_2\text{O}$  as precursors.

**High Resolution Scanning Transmission Electron Microscopy (HR-STEM):** TEM, selected area diffraction, energy dispersive x-ray spectroscopy (EDS) elemental mappings, and HAADF-STEM analysis were performed with FEI TALOS F200x. This microscope was operated with an acceleration voltage of 200 kV.



**Figure 5.** Ultralow Voltage Operation of 2D Te CMOS Inverters. a) Voltage transfer characteristic of a typical 2D Te CMOS inverter operating at an ultralow voltage of 0.08 V. Inset: SEM image and schematic of the 2D Te CMOS inverter. The scale bar represents 5  $\mu\text{m}$ . b) Voltage gains at different  $V_{\text{DD}}$  extracted from (a). A high gain of 7.1 V/V is achieved at 0.08 V  $V_{\text{DD}}$ . Inset: Noise margin of the inverter at different  $V_{\text{DD}}$ . The measurement temperature is 10 K.

**Low-Temperature Electrical Measurements:** The low temperature characterization was performed in a Lakeshore CRX-VF cryogenic probe station. The electrical characterization of transistors and inverters was measured with the Keysight B1500 system. The capacitance versus voltage measurements were performed using Agilent E4980A LCR Meter at an excitation of 20 mV.

Received: November 21, 2024

Revised: March 6, 2025

Published online:

## Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

## Acknowledgements

P.D.Y. was supported by Army Research Office under grant No. W911NF-15-1-0574 and by NSF under grant No. CMMI-1762698. Y.Z. and H.W. acknowledge the support from the US National Science Foundation for the microscopy work (DMR-2016453). W.W. was sponsored by the Army Research Office under Grant Number W911NF-20-1-0118.

## Conflict of Interest

The authors declare no conflict of interest.

## Author Contributions

C.N. and L.L. contributed equally to this work. P.D.Y. supervised the project. C.N. and L.L. designed the experiments. L.L., C.N., Z.L., and J.-Y.L. fabricated the devices. L.L., C.N., P.T., and W.W. synthesized the materials. Y.Z. and H.W. carried out the TEM/STEM measurements and image analysis. C.N. and L.L. performed the electrical measurements and analyzed the data. P.D.Y., C.N., and L.L. wrote the manuscript and all the authors commented on it.

## Data Availability Statement

Research data are not shared.

## Keywords

2D Tellurium, contact, dielectric, n-FET, p-FET

- [1] *IEEE International Roadmap for Devices and Systems 2023*, <https://irds.ieee.org/editions>.
- [2] Y. Du, H. Liu, Y. Deng, P. D. Ye, *ACS Nano* **2014**, *8*, 10035.
- [3] H. Wu, M. Si, L. Dong, J. Gu, J. Zhang, P. D. Ye, *IEEE Trans. Electron Devices* **2015**, *62*, 1419.
- [4] Ö. Gül, H. Zhang, F. K. de Vries, J. van Veen, K. Zuo, V. Mourik, S. Conesa-Boj, M. P. Nowak, D. J. van Woerkom, M. Quintero-Pérez, M. C. Cassidy, A. Geresdi, S. Koelling, D. Car, S. R. Plissard, E. P. A. M. Bakkers, L. P. Kouwenhoven, *Nano Lett.* **2017**, *17*, 2690.
- [5] J. Ridderbos, M. Brauns, F. K. de Vries, J. Shen, A. Li, S. Kölling, M. A. Verheijen, A. Brinkman, W. G. van der Wiel, E. P. A. M. Bakkers, F. A. Zwanenburg, *Nano Lett.* **2020**, *20*, 122.
- [6] K. Sumita, J. Takeyasu, K. Toprasertpong, M. Takenaka, S. Takagi, *AIP Adv.* **2023**, *13*, 055310.
- [7] P.-C. Shen, C. Su, Y. Lin, A.-S. Chou, C.-C. Cheng, J.-H. Park, M.-H. Chiu, A.-Y. Lu, H.-L. Tang, M. M. Tavakoli, G. Pitner, X. Ji, Z. Cai, N. Mao, J. Wang, V. Tung, J. Li, J. Bokor, A. Zettl, C.-I. Wu, T. Palacios, L.-J. Li, J. Kong, *Nature* **2021**, *593*, 211.
- [8] W. Li, X. Gong, Z. Yu, L. Ma, W. Sun, S. Gao, Ç. Köroğlu, W. Wang, L. Liu, T. Li, H. Ning, D. Fan, Y. Xu, X. Tu, T. Xu, L. Sun, W. Wang, J. Lu, Z. Ni, J. Li, X. Duan, P. Wang, Y. Nie, H. Qiu, Y. Shi, E. Pop, J. Wang, X. Wang, *Nature* **2023**, *613*, 274.
- [9] C. Niu, Z. Lin, Z. Zhang, P. Tan, M. Si, Z. Shang, Y. Zhang, H. Wang, P. D. Ye, *2023 International Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, **2023**, pp. 1–4.
- [10] C. Niu, Z. Lin, V. Askarpour, Z. Zhang, P. Tan, M. Si, Z. Shang, Y. Zhang, H. Wang, M. S. Lundstrom, J. Maassen, P. D. Ye, *IEEE Trans. Electron Devices* **2024**, *71*, 3403.
- [11] A. Allain, J. Kang, K. Banerjee, A. Kis, *Nat. Mater.* **2015**, *14*, 1195.
- [12] Y. Xuan, T. Shen, M. Xu, Y. Q. Wu, P. D. Ye, *IEEE Int. Electron Devices Meet. IEDM 2008*, IEEE International Electron Devices Meeting, San Francisco, CA, USA, pp. 1–4.
- [13] D. Zeng, Z. Zhang, Z. Xue, M. Zhang, P. K. Chu, Y. Mei, Z. Tian, Z. Di, *Nature* **2024**, *632*, 788.
- [14] J.-S. Lyu, *ETRI J.* **1993**, *15*, 10.
- [15] C. R. Ashman, K. Schwarz, C. J. Fo, P. E. Blo, *Nature* **2004**, *427*, 53.



- [16] A. Delabie, F. Bellenger, M. Houssa, T. Conard, S. Van Elshocht, M. Caymax, M. Heyns, M. Meuris, *Appl. Phys. Lett.* **2007**, *91*, 082904.
- [17] V. Mootheri, X. Wu, D. Cott, B. Groven, M. Heyns, I. Asselberghs, I. Radu, D. Lin, *Solid. State. Electron.* **2021**, *183*, 108035.
- [18] R. Silbermann, G. Landwehr, J. C. Thuillier, J. Bouat, *Jpn. J. Appl. Phys.* **1974**, *13*, 359.
- [19] M. Hasegawa., in *Treatise on Process Metallurgy*, Elsevier, Amsterdam, The Netherlands **2014**, pp. 507–516.
- [20] H. Kleykamp, *J. Nucl. Mater.* **1985**, *131*, 221.
- [21] D. Jena, K. Banerjee, G. H. Xing, *Nat. Mater.* **2014**, *13*, 1076.
- [22] J. Jiang, L. Xu, C. Qiu, L. M. Peng, *Nature* **2023**, *616*, 470.
- [23] J. Jiang, L. Xu, L. Du, L. Li, G. Zhang, C. Qiu, L.-M. Peng, *Nat. Electron.* **2024**, *7*, 545.
- [24] J. P. Gambino, E. G. Colgan, *Mater. Chem. Phys.* **1998**, *52*, 99.
- [25] Y. Jung, M. S. Choi, A. Nipane, A. Borah, B. Kim, A. Zangiabadi, T. Taniguchi, K. Watanabe, W. J. Yoo, J. Hone, J. T. Teherani, *Nat. Electron.* **2019**, *2*, 187.
- [26] J. Xie, Z. Zhang, H. Zhang, V. Nagarajan, W. Zhao, H.-L. Kim, C. Sanborn, R. Qi, S. Chen, S. Kahn, K. Watanabe, T. Taniguchi, A. Zettl, M. F. Crommie, J. Analytis, F. Wang, *Nano Lett.* **2024**, *24*, 5937.
- [27] W. Li, J. Zhou, S. Cai, Z. Yu, J. Zhang, N. Fang, T. Li, Y. Wu, T. Chen, X. Xie, H. Ma, K. Yan, N. Dai, X. Wu, H. Zhao, Z. Wang, D. He, L. Pan, Y. Shi, P. Wang, W. Chen, K. Nagashio, X. Duan, X. Wang, *Nat. Electron.* **2019**, *2*, 563.
- [28] L. Zhang, Z. Liu, W. Ai, J. Chen, Z. Lv, B. Wang, M. Yang, F. Luo, J. Wu, *Nat. Electron.* **2024**, *7*, 662.
- [29] Y. Shen, K. Zhu, Y. Xiao, D. Waldhör, A. H. Basher, T. Knobloch, S. Pazos, X. Liang, W. Zheng, Y. Yuan, J. B. Roldan, U. Schwingenschlögl, H. Tian, H. Wu, T. F. Schranghamer, N. Trainor, J. M. Redwing, S. Das, T. Grasser, M. Lanza, *Nat. Electron.* **2024**, *7*, 856.
- [30] C.-Y. Zhu, M.-R. Zhang, Q. Chen, L.-Q. Yue, R. Song, C. Wang, H.-Z. Li, F. Zhou, Y. Li, W. Zhao, L. Zhen, M. Si, J. Li, J. Wang, Y. Chai, C.-Y. Xu, J.-K. Qin, *Nat. Electron.* **2024**, *7*, 1137.
- [31] M. Hirayama, R. Okugawa, S. Ishibashi, S. Murakami, T. Miyake, *Phys. Rev. Lett.* **2015**, *114*, 206401.
- [32] S. Luryi, *Appl. Phys. Lett.* **1988**, *52*, 501.
- [33] S. Ilani, L. A. K. Donev, M. Kindermann, P. L. McEuen, *Nat. Phys.* **2006**, *2*, 687.
- [34] J. Xia, F. Chen, J. Li, N. Tao, *Nat. Nanotechnol.* **2009**, *4*, 505.
- [35] G. Qiu, C. Niu, Y. Wang, M. Si, Z. Zhang, W. Wu, P. D. Ye, *Nat. Nanotechnol.* **2020**, *15*, 585.
- [36] G. Qiu, Y. Wang, Y. Nie, Y. Zheng, K. Cho, W. Wu, P. D. Ye, *Nano Lett.* **2018**, *18*, 5760.
- [37] C. Niu, Z. Zhang, D. Graf, S. Lee, M. Wang, W. Wu, T. Low, P. D. Ye, *Commun. Phys.* **2023**, *6*, 345.
- [38] S. S. Tsirkin, P. A. Puente, I. Souza, *Phys. Rev. B* **2018**, *97*, 035158.
- [39] G. Qiu, M. Si, Y. Wang, X. Lyu, W. Wu, P. D. Ye, *High-performance few-layer tellurium CMOS devices enabled by atomic layer deposited dielectric doping technique. in Device Research Conference – Conference Digest, DRC 2018*, 76th Device Research Conference (DRC), Santa Barbara, CA, USA, pp. 1–2, <https://doi.org/10.1109/DRC.2018.8442253>.
- [40] M. S. Kang, K. Sumita, H. Oka, T. Mori, K. Toprasertpong, M. Takenaka, S. Takagi, *Jpn. J. Appl. Phys.* **2023**, *62*, SC1062.
- [41] X. Liu, M. S. Choi, E. Hwang, W. J. Yoo, J. Sun, *Adv. Mater.* **2022**, *34*, 2108425.
- [42] A. Dimoulas, P. Tsipas, A. Sotiropoulos, E. K. Evangelou, *Appl. Phys. Lett.* **2006**, *89*, 252110.